Abstract-Io lhib contribution a novel sequential estimation methad is p m p d for lhe acquisition of ,n-sequences. This sequential estimation method exploits the principle of ilentive son-in-soft-out (SISO) dsading far enhancing the acquisition performance, and that of differential pmpmssing for the sake of achieving an enhanced acquisition performance, when communicating over various propagation environments. Hence the advoeated acquisition arrangement is referred to BS lhe Dmrential Recursive Son Sequential Estimation (DRSSE) acquisition scheme. The DRSSE acquisition scheme exhibits a low complexity, which is similar to that of an m-sequence generator, whie achieving an acquisition time that is linearly dependent on the number of stages in the m-sequrnce generator. Owing to these amctive characteristics, lhe DRSSE acquisition scheme canrtihlles a promising initial synchronization scheme, in particular, when acquiring l o g m-sequences trsnsmitted over various pmpagation eovimnments.
INTRODUCTION .Ward's sequential estimation acquisition arrangement [I]
constitutes one of the simplest acquisition schemes. The philosophy behind the sequential estimation acquisition scheme is as follows. The acquisition of an m-sequence of length (2' -1) is deemed successful, provided that S consecutive chips are correctly received by the acquisition device and are loaded into the local m-sequence generator, where successive shifts of the chips in the generator will generate chips that exactly match the forthcoming received chips of the transmitted m-sequence. However, in the presence of noise a number of the S consecutive chips might be in error, potentially resulting in erroneous loading of the m-sequence generator. In this case a new set of S chips can be processed similarly.
, Clearly, the most critical requirement for attaining the successful acquisition of PN sequences based on sequential estimation [ I ] is that S.consecutive chips of the received and noise contaminated PN sequence have to be correctly estimated. In order to improve the reliabilities associated with deciding upon the value of S consecutive initial chips, Kilgus 121 proposed a majority logic decoding aided scheme for estimating the required S number of consecutive chips. By contrast, in (31 Ward and Yiu have proposed a recursive sequential estimation assisted acquisition scheme. It was shown that both the above schemes are capable of significantly improving the acquisition performance by exploiting the inherent properties of the m-sequences for aiding the estimation of the S consecutive chips. However, all existing sequential estimation based acquisition schemes operate on the basis o! hard-decision chips. Furthermore, in the existing sequential estimation based acquisition schemes coherent detection was assumed, which is often unrealistic to achieve, since prior to despreading the SNR is usually insufficiently high for attaining a satisfactory carrierphase tracking.
In $is conlribution we invoke the iterative SlSO decoding principle -which has originally been developed for turbo channel decoding 141, This work has been funded in the framework of the IST project IST~ZWI-34091 SCOUT. which is pmly funded by the European Union. The authors would llke to acknowledge the contributions of their colleagues.
[51 -for improving the reliab es associated with deciding upon the S consecutive chips to be loaded into the local m-sequence generator. Upon exploiting the inherent properties of m-sequences, a DRSSE acquisition scheme is proposed. In the DRSSE acquisition scheme the transmitted m-sequence is first mapped to another m-sequence, where the time-varying carrier-phase is removed with the aid of differential pie-processing. Then, S consecutive chips of the resultant m-sequence are estimated using a recursive SlSO decoder. An impoliant feature of the proposed DRSSE acquisition scheme is that it exploits the realtime knowledge of the reliabilities associated with the S consecutive chips. By exploiting this real-time knowledge of the chip-reliabilities the acquisition device becomes capable of astutely managing the loading of S consecutive chips into the local m-sequence generator. The proposed DRSSE acquisition scheme has an algorithmic complexity, which is similar to that of an m-sequence generator. Our simulation results will show that the acquisition time of the DRSSE acquisition scheme is a linear function of the number of stages in the m-sequence generator. Furthermore, the DRSSE acquisition scheme is suitable for m-sequence acquisition, when communicating over various propagation environments including AWGN, slow fading and fast fading channels. This is because the differential processing is at the chiplevel of the m-sequences and during a chip-interval the fading-induced phasechanges are low. even when the Doppler frequency shift is relatively high.
II. PRINCIPLE OF SEQUENTIAL ESTIMATION ACQUISITION
The well-established maximum-length sequences, which are also known as m-sequences, are generated using feedback shift registers of the form shown in Fig.1 In spread-spectrum communications using m-sequences as spreading sequences, Equation (2) implies that if the receiver has the knowledge of the chip values ci-1, ci-2, . . . , 4 -s before the transmitter generates the ith chip G , then the chip values C<-L, ci-2, . . . , G-s can be loaded into the corresponding registers of the m-sequence generator at the receiver for generating the forthcoming chips, provided that the receiver uses the same m-sequence generator as the transmitter. Consequently, the corresponding replicas of the ith as well as the forthcoming chips, namely c;,c;+I,. . .. can be obtained at the receiver, which exactly match the chips received as a result of the transmitted m-sequence. Hence, the de-spreading of the spread transmitted signal can be successfully carried out by correlating it with the msequence replica generated at the receiver. What we have described above constitutes the principle behind the sequential estimation acquisition scheme proposed by Ward [I].
DRSSE ACQUISIT~ON
The motivation of employing a chipbased differential preprhlessing operation is two-fold. Firstly, prior to despreading the signal-to-noise ratio (SNR) is usually insufficiently high for attaining a satisfactory performance with the aid of coherent carrier phase estimators based on carrier-phase tracking loops. By contrast, the c h i p based differential operation is capable of reducing the effects of the time-varying phase fluctuations imposed by fading and frequency offset. Consequently, chip-based differential pre-processing is capable of significantly enhancing the petformance of the subsequent sequential estimation process. Secondly, from the shift-and-add property of msequences (71, the product of the spreading waveform and its chiptime delayed phase yields another phase. This indicates that the differential processing of an m-sequence preserves the characteristics of the msequences. Specifically, this property can be demonstrated as follows.
The recursive equation of the m-sequence generator using the generator polynomial of (I) is given by (2). We multiply both sides of (2) by ci--l and upon substituting ei-, at the right-hand side of (2) by c1-1 = n ~i -l -,~. weobtain Explicitely, both recursive equations, namely (2) and (4), describe the same m-sequence generator. The m-sequence generated by (4) represents a specifically delayed or phase-shifted version of the ni-sequence generated by (2). Consequently, once the m-sequence of (4) has been acquired, the acquisition of the m-sequence generated by (2) can also be achieved. The objective of the DRSSE is to achieve the acquisition of the m-sequence generated by (4) using the propased soft recursive sequential estimation scheme.
A. Description ofthe DRSSE Scheme
The schematic diagram of the proposed DRSSE acquisition arrangement is shown in Fig.2 , which includes five fundamental building blocks, namely a chip-based differential processor, an m-sequence generator, a soft-chip-register, a SISO decoder and a code phase track:
ing loop, The chip-based differential processor executes differential processings at the chip level, which requires that the carrier phases between two adjacent chips remain similar. Hence, the DRSSE acquisition scheme is suitable far communicating over fading channels exhibiting a high fading rate. The soft-chip-register of Fig.2 has the same S number of delay-units -which we refer to as soft-chip-delay-units (SCDUs) -as the m-sequence generator. The SCDUs store the instan:
taneous log-likelihood ratio (LLR) values of S conseculive chips of the m-sequence in the form of (4). With the aid of these S number of LLR values, S number of consecutive chips can be determined, which are loaded into the corresponding delay-units of the m-sequence generator of F i g 2 The SlSO decoder estimates the corresponding LLR soft output after receiving a soft output sample from the differential processor associated with a given chip of the m-sequence of (4). In addition to the so-called inrrinsic information of this chip, we also exploit the socalled a-priori (extrinsic) information related to the chip considered.
This extrinsic information is provided by the previously decoded LLR values stored in the SCDUs of Fig.2 . The soft output of the SISO decoder is then shifted to the left-most position of the SCDUs in the soft-chipregister, while the soft value in the right-most position of the SCDUs is shifted out and discarded. Note that both the m-sequence generator and the soft-chipregister use the same feedback branches. However. in the m-sequence generator the feedback elements are duobinary values and the product of these feedback elements is used for generating a binary feedback quantity. By contrast. the feedback elements of the soft-chipregister feeding information back to the input of the SISO decoder consist of the LLR values. Hence, the specific operations must be carried out in the soft-value domain for the sake of providing extrinsic information for the SISO decoding.
B. DRSSE Acquisition Algorithm
As shown in Fig.2 . the SlSO decoder requires both intrinsic information conveyed to the input of the SISO decoder by the differential processor as well as extrinsic information provided by the previous estimates of the SlSO decoder, in order to generate the soft output re- -1 into (8) . finally, we obtain L(bilUi) = log e x p ( -h ( u i -o ; : ) * ) + L(bi), i = 0 , 1 , 2 , . . . , i.e., the m-sequence generator obeys the recursive equation (2) 
(6)
It was shown in [8] that at the SNRs of practical interest the term ninb, is small relative to the dominant noise term of ai(n:-, + n;).
Consequently, if we neglect the term nin:_l, then U, can be described as a Gaussian variable having a m e a n given by a:b, and a variance given by RNoIE,, where R = at represents the ensemble average of a?. Hence, the probability density function (PDF) of U, can be approximated as required by the receiver's m-sequence generator for producing the full m-sequence of (4). Provided that the channel's output SNR per chip value of E,/No is sufficiently high, the LLR values of the S consecutive chips will increase upon increasing the depth of this recursion. In other words, the reliabilities associated with the S consecutive chips increase, while the erroneous loading probability of the m-sequence generator -which is defined as the probability of the event that the msequence generator is loaded with one or more erroneous chips -decreases upon increasing the number of recursions or iterations. Therefore, the acquisition device is capable of observing the reliabilities of the S consecutive chips through observing the amplitudes of the LLR values stored in the SCDUs. If the amplitudes of the LLR values in the SCDUs become sufficiently high after a number of update operations using ( I 1) and they result in a sufficiently low erroneous loading probability. then, as shown in Fig.2 , a 'loading command' can be activated for loading the corresponding hard-decision based binary +I or -I chip values into the delay-units of the m-sequence generator according to the polarity of the corresponding LLR values stored in the SCDUs.
IV. PERFORMANCE RESULTS
In this section we provide a range of simulation results for cbaracterizing the proposed DRSSE acquisition scheme. Note that the curves were drawn either versus the SNR per chip, namely EJNo or versus the normalized number of chips received, which also represents the normalized number of chips that the SlSO decoder processed. The normalized number of chips L/S was defined as me total number of received chips, L, divided by the number of generator stages, S, of the corresponding m-sequence generator.
In Fig.3 we show the erroneous loading probability, P,, versus the S N R per chip. Ec/No performance for an m-sequence generated using the generator palynomial of g( D) = 1 + D' + D5 and transmitted over AWGN channels. Note that in Fig.3 the curve corresponding to the parameter of L = 1 x S represents the erroneous loading probability of the DRSSE acquisition scheme using no recursive SlSO decoding. From the results we can see that when more channel output chips are involved in the recursive SlSO decoding process, a higher correct detection reliability and hence a lower erroneous loading probability can be achieved. For the sake of illustration, let us assume that the transmitted m-sequence can be reliably acquired, once the erroneous loading probability is lower than lo-'. Then, from the results of Fig.3 we can observe that the m-sequence can be reliably acquired at an SNR per chip value of E,/,% = OdB by invoking about L = 40 x S = 40 x 5 = 200 chips into the recursive SISO decoding scheme. By contrast, without exploiting the power of recursive SlSO decoding, the DRSSE acquisition scheme has to operate at an SNR per chip value of EJNo = 9.5dB. in order to achieve the same e mneous loading probability of Explicitly, at the erroneous loading probability of the SNR per chip gain is about 9.5dB, when L = 200 chips are invoked by the recursive SISO decoding scheme.
In general, it is expected that when more chips can be used during the recursive SlSO by the recursive SlSO decoder for achieving reliable acquisition at the S N R per chip value of EJNo = ldB, the associated acquisition time of L = 2600 chip durations is still significantly lower than that of any conventional serial search acquisition scheme, which requires a mean acquisition time on the order of the period of the m-sequences considered, i.e., 8191 chips in this example.
In Fig.5 we investigated the acquisition performance of the DRSSE acquisition scheme for transmission over Rayleigh fading channels. As we analysed in Section 111, when communicating over fading channels, depending on whether the recursive SlSO decoder employs perfect knowledge or no knowledge of the fading channel, the term L, in the inrrimic information of (9) can be set to L, = 2a;E,/fiNo or to L, = 2Ec/No. In Fig.5 we also compared the acquisition performance recorded in the contexl of these two cases. In Fig5 the msequence was generated by a thirteen-stage m-sequence generator using the generator polynomial of g ( D ) = 1 + D + D3 + D4 + D13.
From the results of Fig.5 we observe that the acquisition performance improves in both cases, when increasing the number of received chips invoked by the recursive SlSO decoder. However, compared to the acquisition performance achieved, when using no recursive SlSO decoding (the curve marked with circles), fora given number of received chips, the recursive SlSO decoder using perfect channel knowledge provides a higher SNR per chip gain than that attained without using any Channel knowledge. This observation can be explained with the aid of (1 I). When perfect knowledge of the channel is employed, Equation ( I l), in fact, is processed based on the 'maximal-ratio combining (MRC)' principle. By contrast, without the knowledge of the channel, Eq.(l1) is processed based on the 'equal-gain combining (EGC)' principle. It is well-known that the MRC scheme outperforms the EGC scheme in multipath fading channels.
Finally. in Fig.6 we show the erroneous loading probability performance versus the normalized number of received chips used by the recursive SISO decoder for an m-sequence generated by an S = 13-stage m-sequence generator and hence having a period of 8191 chips. The results were generated for transmissions over both AWGN and Rayleigh fading channels at the SNR per chip value of E./No = 2dB. Observe in Fig.6 when communicating over AWGN channels, the DRSSE acquisition scheme is capable of achieving an erroneous loading probability of lo@ after receiving approximately 20 x 13'= 260 chips. By contrast, when communicating over Rayleigh fading channels, the DRSSE acquisition scheme is capable of reaching the erroneous loading probability of after receiving approximately 500 x 13 = 6500 chips. These results imply that with the aid of the proposed recursive SISO decoder the required target performance can be achieved, regardless of the specific communication environment encountered upon invoking a sufficiently high number of chips in the SlSO decoder. The results of Fig.6 indicate that successful acquisition can be achieved by the proposed DRSSE acquisition scheme, when communicating over Rayleigh fading channels at E,[No = 2dB within about 6500 chip durations, which is lower than the 8191-chip period of the transmitted m-sequence.
